tda4858_2.pdf

(207 KB) Pobierz
Economy Autosync Deflection Controller (EASDC)
INTEGRATED CIRCUITS
DATA SHEET
TDA4858
Economy Autosync Deflection
Controller (EASDC)
Product specification
Supersedes data of 1996 Jul 18
File under Integrated Circuits, IC02
1997 Oct 27
383830869.051.png
Philips Semiconductors
Product specification
Economy Autosync Deflection Controller
(EASDC)
TDA4858
FEATURES
Vertical section
Concept features
·
Vertical amplitude independent of frequency
·
Full Horizontal (H) plus Vertical (V) autosync capability
·
DC controllable picture height, picture position and
S-correction
·
Completely DC controllable for analog and digital
concepts
·
Differential current outputs for DC coupling to vertical
booster.
·
Excellent geometry control functions [e.g. automatic
correction of East-West (EW) parabola during
adjustment of vertical size and vertical shift]
EW section
·
Flexible Switched Mode Power Supply (SMPS) function
block for feedback and feed forward converters
·
Output for DC adjustable EW parabola
·
DC controllable picture width and trapezium correction
·
X-ray protection
·
Optional tracking of EW parabola with line frequency
·
Start-up and switch-off sequence for safe operation of
all power components
·
Prepared for additional DC controls of vertical linearity,
EW-corner, EW pin balance, EW parallelogram, vertical
focus by extended application.
·
Very good vertical linearity
·
Internal supply voltage stabilization
·
SDIP32 package.
GENERAL DESCRIPTION
The TDA4858 is a high performance and efficient solution
for autosync monitors. The concept is fully DC controllable
and can be used in applications with a microcontroller and
stand-alone in rock bottom solutions.
The TDA4858 provides synchronization processing, H + V
synchronization with full autosync capability, and very
short settling times after mode changes. External power
components are given a great deal of protection. The IC
generates the drive waveforms for DC-coupled vertical
boosters such as TDA486x and TDA8351.
Synchronization inputs
·
Can handle all sync signals (horizontal, vertical,
composite and sync-on-video)
·
Combined output for video clamping, vertical blanking
and protection blanking
·
Start of video clamping pulses externally selectable.
Horizontal section
·
Extremely low jitter
The TDA4858 provides extended functions e.g. as a
flexible SMPS block and an extensive set of geometry
control facilities, providing excellent picture quality.
Together with the Philips TDA488x video processor family
a very advanced system solution is offered.
·
Frequency locked loop for smooth catching of line
frequency
·
Simple frequency preset of f min and f max by external
resistors
·
DC controllable wide range linear picture position
·
Soft start for horizontal driver.
ORDERING INFORMATION
TYPE
NUMBER
PACKAGE
NAME
DESCRIPTION
VERSION
TDA4858
SDIP32
plastic shrink dual in-line package; 32 leads (400 mil)
SOT232-1
1997 Oct 27
2
383830869.056.png
Philips Semiconductors
Product specification
Economy Autosync Deflection Controller
(EASDC)
TDA4858
QUICK REFERENCE DATA
SYMBOL
PARAMETER
MIN.
TYP.
MAX.
UNIT
V CC
supply voltage
9.2
-
16
V
I CC
supply current
-
49
-
mA
D HPOS
horizontal shift adjustment range
-
± 10.5
-
%
D
VAMP
vertical size adjustment range
60
-
100
%
D
VPOS
vertical shift adjustment range
-
±
11.5
-
%
D
VSCOR vertical S-correction adjustment range
2
-
46
%
D V EWPAR EW parabola adjustment range
0.15
-
3.0
V
D
V EWWID
horizontal size adjustment range
0.2
-
4.0
V
D
V EWTRP trapezium correction adjustment range
-
±
0.5
-
V
T amb
operating ambient temperature
0
-
70
°
C
1997 Oct 27
3
383830869.057.png
V PO S
V AM P
VS CO R
22
k
W
100
nF
100
nF
220 k
W
220 k
W
220 k
W
R VREF
1%
C VCAP
5%
C VAGC
39 k
W
39 k
W
39 k
W
VOUT1 VOUT2
VREF
VCAP
VAGC
23
24
22
17
18
19
13
12
VSYNC
(TTL level)
14
VERTICAL
SYNC
INPUT
POLARITY
CORRECTION
VERTICAL
OSCILLATOR
AGC
VERTICAL POSITION
VERTICAL SIZE
VERTICAL
OUTPUT STAGE
S-CORRECTION
21
EWPAR
39 k
W
EW
parabola
horizontal
size
9.2 to 16 V
9
8
25
220 k
W
V CC
SUPPLY
AND
REFERENCE
32
EWWID
39 k W
PGND
VERTICAL SYNC
INTEGRATOR
EW
PARABOLA
SGND
220 k
W
39 k
W
20
TDA4858
EWTRP
EW
trapeziun
11
220 k
W
EWDRV
clamping
blanking
CLBL
16
VIDEO CLAMPING PULSE
VERTICAL BLANKING
2
6
XRAY
BDRV
BSENS
BOP
+
CONTROL
B
4
3
CONTROL
APPLICATION
+
(2)
FREQUENCY DETECTOR
COINCIDENCE DETECTOR
X-RAY
PROTECTION
CLSEL
10
5
BIN
HSYNC
(TTL level)
15
HORIZONTAL/
COMPOSITE
POLARITY
CORRECTION
PLL1
HORIZONTAL
OSCILLATOR
PLL2
HORIZONTAL
OUTPUT
STAGE
SYNC INPUT
(video)
26
27
30
28
29
31
1
7
MGD094
HPLL1
HBUF
HREF
HCAP
HPLL2
R HBUF
10 nF
HFLB
HDRV
27 k
W
1.5
nF
39
k
W
R HREF
2%
12 nF
(1)
(1)
47 nF
220
k
W
HPOS
(1) For the calculation of f H range see Section “Calculation of line frequency range”.
(2) See Figs 12 and 13.
Fig.1 Block diagram and application circuit.
B
383830869.058.png 383830869.001.png 383830869.002.png 383830869.003.png 383830869.004.png 383830869.005.png 383830869.006.png 383830869.007.png 383830869.008.png 383830869.009.png 383830869.010.png 383830869.011.png 383830869.012.png 383830869.013.png 383830869.014.png 383830869.015.png 383830869.016.png 383830869.017.png 383830869.018.png 383830869.019.png 383830869.020.png 383830869.021.png 383830869.022.png 383830869.023.png 383830869.024.png 383830869.025.png 383830869.026.png 383830869.027.png 383830869.028.png 383830869.029.png 383830869.030.png 383830869.031.png 383830869.032.png 383830869.033.png 383830869.034.png 383830869.035.png 383830869.036.png 383830869.037.png
Philips Semiconductors
Product specification
Economy Autosync Deflection Controller
(EASDC)
TDA4858
PINNING
SYMBOL PIN
DESCRIPTION
HFLB
1 horizontal flyback input
XRAY
2 X-ray protection input
BOP
3 B+ control OTA output;
comparator input
BSENS
4 B+ control comparator input/output
BIN
5 B+ control OTA input
BDRV
6 B+ control driver output
HDRV
7 horizontal driver output
handbook, halfpage
PGND
8 power ground
HFLB
1
32
EWWID
V CC
9 supply voltage
XRAY
2
31
HPLL2
CLSEL
10 selection input for horizontal clamping
trigger
BOP
3
30
HPOS
BSENS
4
29
HCAP
EWDRV
11 EW parabola output
BIN
5
28
HREF
VOUT2
12 vertical output 2 (ascending sawtooth)
VOUT1
13 vertical output 1 (descending
sawtooth)
BDRV
6
27
HBUF
HDRV
7
26
HPLL1
VSYNC
14 vertical synchronization input/output
(TTL level)
PGND
8
25
SGND
TDA4858
V CC
CLSEL
9
24
VCAP
HSYNC
15 horizontal/composite synchronization
input (TTL level or sync-on-video)
10
23
VREF
CLBL
16 video clamping pulse/vertical blanking
and protection output
EWDRV
11
22
VAGC
VOUT2
12
21
EWPAR
VPOS
17 vertical shift input
VOUT1
13
20
EWTRP
VAMP
18 vertical size input
VSCOR
19 vertical S-correction input
VSYNC
14
19
VSCOR
EWTRP
20 EW trapezium correction input
HSYNC
15
18
VAMP
EWPAR
21 EW parabola amplitude input
CLBL
16
17
VPOS
VAGC
22 external capacitor for vertical
amplitude control
MGD095
VREF
23 external resistor for vertical oscillator
VCAP
24 external capacitor for vertical oscillator
SGND
25 signal ground
HPLL1
26 external filter for PLL1
HBUF
27 buffered f/v voltage output
HREF
28 reference current for horizontal
oscillator
HCAP
29 external capacitor for horizontal
oscillator
HPOS
30 horizontal shift input
HPLL2
31 external filter for PLL2/soft start
Fig.2 Pin configuration.
EWWID
32 horizontal size input
1997 Oct 27
5
383830869.038.png 383830869.039.png 383830869.040.png 383830869.041.png 383830869.042.png 383830869.043.png 383830869.044.png 383830869.045.png 383830869.046.png 383830869.047.png 383830869.048.png 383830869.049.png 383830869.050.png 383830869.052.png 383830869.053.png 383830869.054.png 383830869.055.png

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin