54ABT240.pdf

(134 KB) Pobierz
July 1998
54ABT240
Octal Buffer/Line Driver with TRI-STATE ®
Outputs
General Description
The ’ABT240 is an inverting octal buffer and line driver de-
signed to be employed as a memory address driver, clock
driver and bus oriented transmitter or receiver which pro-
vides improved PC board density.
n Guaranteed latchup protection
n High impedance glitch free bus loading during entire
power up and power down cycle
n Nondestructive hot insertion capability
n Standard Microcircuit Drawing (SMD) — 5962-9318801
Features
n Output sink capability of 48 mA, source capability of
24 mA
Ordering Code
Package
Number
Military
Package Description
54ABT240J-QML
J20A
20-Lead Ceramic Dual-In-Line
54ABT240W-QML
W20A
20-Lead Cerpack
54ABT240E-QML
E20A
20-Lead Ceramic Leadless Chip Carrier, Type C
Connection Diagrams
Pin Assignment
for DIP and Flatpak
Pin Assignment
for LCC
DS100202-2
DS100202-1
Pin Names
Description
OE 1 ,OE 2
TRI-STATE Output
Enable Inputs
I 0 –I 7
Inputs
O 0 –O 7
Outputs
TRI-STATE ® is a registered trademark of National Semiconductor Corporation.
www.national.com
© 1998 National Semiconductor Corporation
DS100202
776566852.046.png 776566852.047.png 776566852.048.png 776566852.049.png 776566852.001.png 776566852.002.png 776566852.003.png 776566852.004.png 776566852.005.png 776566852.006.png 776566852.007.png 776566852.008.png 776566852.009.png 776566852.010.png 776566852.011.png 776566852.012.png 776566852.013.png
 
Truth Tables
Inputs
Outputs
(Pins 12, 14, 16, 18)
OE 1
I n
L
L
H
L
H
L
H
X
Z
Inputs
Outputs
(Pins 3, 5, 7, 9)
OE 2
I n
L
L
H
L
H
L
H
X
Z
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
www.national.com
2
776566852.014.png 776566852.015.png 776566852.016.png 776566852.017.png 776566852.018.png 776566852.019.png 776566852.020.png 776566852.021.png 776566852.022.png 776566852.023.png 776566852.024.png 776566852.025.png 776566852.026.png 776566852.027.png
 
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Storage Temperature
Current Applied to Output
in LOW State (Max)
twice the rated I OL (mA)
DC Latchup Source Current
(Across Comm Operating
Range)
−150 mA
−65˚C to +150˚C
Over Voltage Latchup (I/O)
10V
Ambient Temperature under Bias
−55˚C to +125˚C
Junction Temperature under Bias
Ceramic
Recommended Operating
Conditions
Free Air Ambient Temperature
Military
−55˚C to +175˚C
V CC Pin Potential to
Ground Pin
−0.5V to +7.0V
Input Voltage (Note 2)
−0.5V to +7.0V
−55˚C to +125˚C
Input Current (Note 2)
−30 mA to +5.0 mA
Supply Voltage
Military
Voltage Applied to Any Output
in the Disabled or
Power-Off State
+4.5V to +5.5V
Minimum Input Edge Rate
t)
Data Input 50 mV/ns
Enable Input 20 mV/ns
Note 1: Absolute maximum ratings are values beyond which the device may
be damaged or have its useful life impaired. Functional operation under these
conditions is not implied.
Note 2: Either voltage limit or current limit is sufficient to protect inputs.
(
V/
D
D
−0.5V to 5.5V
in the HIGH State
−0.5V to V CC
DC Electrical Characteristics
Symbol
Parameter
ABT240
Units
V CC
Conditions
Min
Typ
Max
V IH
Input HIGH Voltage
2.0
V
Recognized HIGH Signal
V IL
Input LOW Voltage
0.8
V
Recognized LOW Signal
I IN = −18 mA
V CD
Input Clamp Diode Voltage
−1.2
V
Min
I OH = −3 mA
V OH
Output HIGH Voltage
54ABT
2.5
V
Min
I OH = −24 mA
54ABT
2.0
V
Min
I OL = 48 mA
V OL
Output LOW Voltage
54ABT
0.55
V
Min
V IN = 2.7V (Note 4)
I IH
Input HIGH Current
5
µA
Max
V IN = V CC
5
V IN = 7.0V
I BVI
Input HIGH Current Breakdown Test
7
µA
Max
V IN = 0.5V (Note 4)
I IL
Input LOW Current
−5
µA
Max
V IN = 0.0V
−5
I ID = 1.9 µA
All Other Pins Gr ounded
V ID
Input Leakage Test
4.75
V
0.0
V OUT = 2.7V; OE n = 2.0V
I OZH
Output Leakage Current
50
µA
0 − 5.5V
V OUT = 0.5V; OE n = 2.0V
I OZL
Output Leakage Current
−50
µA
0 − 5.5V
I OS
Output Short-Circuit Current
−100
−275
mA
Max
V OUT = 0.0V
I CEX
Output High Leakage Current
50
µA
Max
V OUT = V CC
I ZZ
Bus Drainage Test
100
µA
0.0
V OUT = 5.5V; All Others GND
I CCH
Power Supply Current
50
µA
Max
All Outputs HIGH
I CCL
Power Supply Current
30
mA
Max
All Outputs LOW
I CCZ
Power Supply Current
50
µA
Max
OE n = V CC ;
All Others at V CC or Ground
I CCT
Additional I CC /Input
Outputs Enabled
1.5
mA
Max
V I = V CC − 2.1V
Outputs TRI-STATE
1.5
mA
Enable Input V I = V CC − 2.1V
Data Input V I = V CC − 2.1V
All Others at V CC or Ground
Outputs TRI-STATE
50
µA
I CCD
Dynamic I CC
No Load
mA/
Max
Ou tputs Open
OE n = GND, (Note 3)
One Bit Toggling, 50% Duty Cycle
(Note 4)
0.1
MHz
Note 3: For 8 bits toggling, I CCD < 0.8 mA/MHz.
Note 4: Guaranteed, but not tested.
3
www.national.com
776566852.028.png 776566852.029.png 776566852.030.png 776566852.031.png
 
AC Electrical Characteristics
Symbol
Parameter
54ABT
Units
Fig.
No.
T A = −55˚C to +125˚C
V CC = 4.5V–5.5V
C L = 50 pF
Min
Max
t PLH
Propagation Delay
0.8
5.5
ns
Figure 5
t PHL
Data to Outputs
1.0
5.5
t PZH
Output Enable
0.8
7.5
ns
Figure 4
t PZL
Time
0.8
7.7
t PHZ
Output Disable
1.0
7.5
ns
Figure 4
t PLZ
Time
1.0
7.2
Capacitance
Symbol
Parameter
Typ
Units
Conditions
T A = 25˚C
C IN
Input Capacitance
5.0
pF
V CC = 0V
C OUT (Note 5)
Output Capacitance
9.0
pF
V CC = 5.0V
Note 5: C OUT is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.
AC Loading
Amplitude Rep. Rate t W t r t f
3.0V 1 MHz 500 ns 2.5 ns 2.5 ns
FIGURE 3. Test Input Signal Requirements
DS100202-3
*Includes jig and probe capacitance
FIGURE 1. Standard AC Test Load
DS100202-4
FIGURE 2. Test Input Signal Levels
www.national.com
4
776566852.032.png 776566852.033.png 776566852.034.png 776566852.035.png 776566852.036.png 776566852.037.png 776566852.038.png 776566852.039.png 776566852.040.png 776566852.041.png
 
AC Waveforms
DS100202-7
FIGURE 5. Propagation Delay Waveforms for
Inverting and Non-Inverting Functions
DS100202-6
FIGURE 4. TRI-STATE Output HIGH
and LOW Enable and Disable Times
5
www.national.com
776566852.042.png 776566852.043.png 776566852.044.png 776566852.045.png
 
Zgłoś jeśli naruszono regulamin