08.pdf

(1001 KB) Pobierz
Jak w mikrokontrolerach
  zliczaę pojedyncze impulsy i paczki impulsw ?
  mierzyę czas , czħstotliwoĻę i przesuniħcie fazy
Technika cyfrowa 2
f ?
  wygenerowaę pojedynczy sygnaþ prostokĢtny o zadanym okresie i
wspþczynniku wypeþnienia
t = ď ?
  wygenerowaę pojedynczy sygnaþ prostokĢtny o programowalnym
okresie i wspþczynniku wypeþnienia
wykĀad 8
t ?
  wygenerowaę kilka synchronicznych sygnaþw prostokĢtnych o
programowalnych okresach i wspþczynnikach wypeþnienia
t ?
  uzyskaę sygnaþ staþoprĢdowy o programowalnej wartoĻci Ļredniej ?
  stworzyę zmienny sygnaþ o zaþoŇonych parametrach: ksztaþcie,
amplitudzie i okresie ?
Katedra Metrologii Elektronicznej i Fotonicznej
Andrzej Stİpieĺ
C51: Timers
Licznik T0, T1 - tryb 1
C/T#
EA
EAL
ET1
1
1
P3.5
T1
INTR
001Bh
1
1
  ss (Timer 0and1) which are useful in many
applications for timing and counting.
  Timer/counter 0and1 of theC51 and canbe used in thesamefour
operating modes:
- Mode0: 8-bit timer/counter withadivide-by-32prescaler
-
- Mode2: 8-bit timer/counter with8-bit auto-reload
- Mode3: Timer/counter 0 is configured as one 8-bit timer/counter
andone 8-bit timer; Timer/counter 1in this mode holds its
count.
  External inputs INT0andINT1canbeprogrammedtofunctionas a
s tofacilitate pulse width
measurements.
TL1
8 bitw
TH1
8 bitw
TF1
0
0
0
0
f OSC
12
TL1 (addr=8Bh)
TR1
TH1 (addr=8Dh)
P3.3
INT1#
GATE
TMOD (addr = 89h)
GATE
C/T#
M1=0
M0=1
IE / IEN0 (addr = 0A8h)
TCON (addr = 88h)
ET0
TF0 TR0
Zliczanie impulsw
Rejestry licznikw T0 i T1
S6 S1
S6 S1
S2 S4
S4
P 1 P2 P 1 P1 P2 P 1 P2
S2 S3 S4
P 1P2 P1 P 2 P1 P2
P1 P1 P 2 P1 P2
P1 P 2 P2 P1 P 2
0B0h
P3
0A8h
0A0h
098h
090h
088h
080h
T C 1 cykl maszynowy
INC
rejestru licznika
P2
SCON
SBUF
P1
zewnħtrzne
wejĻcie licznika
T0 lub T1
t
P0
SP
DPL
DPH
PCON
rejestry licznika T0
rejestry licznika T1
t > T C
Zliczenie zewnħtrznego
impulsu na wejĻciu
licznika T0 lub T1:
i
s
s
f X < f OSC /24
788022539.549.png 788022539.660.png 788022539.721.png 788022539.732.png 788022539.001.png 788022539.011.png 788022539.022.png 788022539.033.png 788022539.044.png 788022539.055.png 788022539.066.png 788022539.077.png 788022539.088.png 788022539.099.png 788022539.110.png 788022539.121.png 788022539.132.png 788022539.143.png 788022539.154.png 788022539.165.png 788022539.176.png 788022539.187.png 788022539.198.png 788022539.209.png 788022539.220.png 788022539.231.png 788022539.242.png 788022539.253.png 788022539.264.png 788022539.275.png 788022539.286.png 788022539.297.png 788022539.308.png 788022539.319.png 788022539.330.png 788022539.341.png 788022539.352.png 788022539.363.png 788022539.374.png 788022539.385.png 788022539.396.png 788022539.407.png 788022539.418.png 788022539.429.png 788022539.440.png 788022539.451.png 788022539.462.png 788022539.473.png 788022539.484.png 788022539.495.png 788022539.506.png 788022539.516.png 788022539.527.png 788022539.538.png 788022539.550.png 788022539.561.png 788022539.572.png 788022539.583.png 788022539.594.png 788022539.605.png 788022539.616.png 788022539.627.png 788022539.638.png 788022539.649.png 788022539.661.png 788022539.672.png 788022539.683.png 788022539.694.png 788022539.705.png 788022539.716.png 788022539.717.png 788022539.718.png 788022539.719.png 788022539.720.png 788022539.722.png 788022539.723.png 788022539.724.png 788022539.725.png 788022539.726.png 788022539.727.png 788022539.728.png 788022539.729.png 788022539.730.png 788022539.731.png 788022539.733.png 788022539.734.png 788022539.735.png 788022539.736.png 788022539.737.png 788022539.738.png 788022539.739.png 788022539.740.png 788022539.741.png 788022539.742.png 788022539.002.png 788022539.003.png
 
Licznik 32-bitowy
Liczniki w 89LPC93x s
Toggle
1
83C154D (Temic / Atmel W&C)
ENTn
Tn
C/T#
0
ETn
1
1
1
EA
1
TLn
8 bitw
THn
8 bitw
TF0
TFn
T0
1
0
0
1
0
0
TL0
8 bitw
TH0
8 bitw
TL1
8 bitw
TH1
8 bitw
Mode 1
(and0, 2, 3)
TF1
XTAL
1 / 12 0
PCLK
0
f oscillato r
2*DIVM
TRn
PCLK =
INTn#
GATEn
M i - S5P2: test T0
M i+1 - S3P1: increment counter
M i+1 - S5P1: TF1=1
AUXR1 (addr = 0A2h, Reset: 0000 00x0b)
SRST 0
CLKPL EBRR ENT1 ENT1
- DPS
C515C: Timer 2
C517A: Taktowanie licznika T2
  The timer 2with additional compare/capture/reload features is oneof the
most powerful peripheral units of theC515C. lt canbe usedfor all kinds
of digital signal generation and event capturing like pulse generation,
pulse width modulation, pulse width measuring etc.
  Timer 2is designedtosupport various automotive control applications
(ignition/injectioncontrol, anti-lock-brakeĐ) as well as industrial
applications (DC-, three-phaseAC- and stepper-motorcontrol, frequency
generation, digital-to-analog conversion, process controlĐ). Please note
that this timer is not equivalent totimer 2of theC501.
  TheC515Ctimer 2in combination with the compare/capture/reload
registers allows the following operating modes:
- Compare: upto 4 PWMsignals with65535steps at maximum, and
600 ns resolution
- Capture: upto 4 high speed capture inputs with600 ns resolution
- Reload: modulation of timer 2cycle time
ET2
P1.5
T2EX
1
1
EAL
1
EXF2
0
0
0
EXEN2
T2I1, T2I0
P1.7
T2
10
11
01
00
TF2
11
1 / 8
f OSC
12
10
1 / 4
Reload
01
00
1 / 2
T2PS1, T2PS
C517A: Taktowanie licznika T2
C517A: Taktowanie licznika T2
T2I1, T2I0
T2I1, T2I0
P1.7
T2
P1.7
T2
10
10
11
01
00
11
01
00
TF2
TF2
11
11
1 / 8
1 / 8
f OSC
12
f OSC
12
f WE
10
10
1 / 4
1 / 4
01
00
01
00
1 / 2
1 / 2
T2PS1, T2PS
T2PS1, T2PS
f WE
P1.7/T2
P1.7/T2
M1
0
M2
0
M3
M4
M5
1
T2
788022539.004.png 788022539.005.png 788022539.006.png 788022539.007.png 788022539.008.png 788022539.009.png 788022539.010.png 788022539.012.png 788022539.013.png 788022539.014.png 788022539.015.png 788022539.016.png 788022539.017.png 788022539.018.png 788022539.019.png 788022539.020.png 788022539.021.png 788022539.023.png 788022539.024.png 788022539.025.png 788022539.026.png 788022539.027.png 788022539.028.png 788022539.029.png 788022539.030.png 788022539.031.png 788022539.032.png 788022539.034.png 788022539.035.png 788022539.036.png 788022539.037.png 788022539.038.png 788022539.039.png 788022539.040.png 788022539.041.png 788022539.042.png 788022539.043.png 788022539.045.png 788022539.046.png 788022539.047.png 788022539.048.png 788022539.049.png 788022539.050.png 788022539.051.png 788022539.052.png 788022539.053.png 788022539.054.png 788022539.056.png 788022539.057.png 788022539.058.png 788022539.059.png 788022539.060.png 788022539.061.png 788022539.062.png 788022539.063.png 788022539.064.png 788022539.065.png 788022539.067.png 788022539.068.png 788022539.069.png 788022539.070.png 788022539.071.png 788022539.072.png 788022539.073.png 788022539.074.png 788022539.075.png 788022539.076.png 788022539.078.png 788022539.079.png 788022539.080.png 788022539.081.png 788022539.082.png 788022539.083.png 788022539.084.png 788022539.085.png 788022539.086.png 788022539.087.png 788022539.089.png 788022539.090.png 788022539.091.png 788022539.092.png 788022539.093.png 788022539.094.png 788022539.095.png 788022539.096.png 788022539.097.png 788022539.098.png 788022539.100.png 788022539.101.png 788022539.102.png 788022539.103.png 788022539.104.png 788022539.105.png 788022539.106.png 788022539.107.png 788022539.108.png 788022539.109.png 788022539.111.png 788022539.112.png 788022539.113.png 788022539.114.png 788022539.115.png 788022539.116.png 788022539.117.png 788022539.118.png 788022539.119.png 788022539.120.png 788022539.122.png 788022539.123.png 788022539.124.png 788022539.125.png 788022539.126.png 788022539.127.png 788022539.128.png 788022539.129.png 788022539.130.png 788022539.131.png 788022539.133.png 788022539.134.png 788022539.135.png 788022539.136.png 788022539.137.png 788022539.138.png 788022539.139.png 788022539.140.png 788022539.141.png 788022539.142.png 788022539.144.png 788022539.145.png 788022539.146.png 788022539.147.png 788022539.148.png 788022539.149.png 788022539.150.png 788022539.151.png 788022539.152.png 788022539.153.png 788022539.155.png 788022539.156.png 788022539.157.png 788022539.158.png 788022539.159.png 788022539.160.png 788022539.161.png 788022539.162.png 788022539.163.png 788022539.164.png 788022539.166.png 788022539.167.png 788022539.168.png 788022539.169.png 788022539.170.png 788022539.171.png 788022539.172.png 788022539.173.png 788022539.174.png 788022539.175.png 788022539.177.png 788022539.178.png 788022539.179.png 788022539.180.png 788022539.181.png 788022539.182.png 788022539.183.png 788022539.184.png 788022539.185.png 788022539.186.png 788022539.188.png 788022539.189.png 788022539.190.png 788022539.191.png 788022539.192.png 788022539.193.png 788022539.194.png 788022539.195.png 788022539.196.png 788022539.197.png 788022539.199.png 788022539.200.png 788022539.201.png 788022539.202.png 788022539.203.png 788022539.204.png 788022539.205.png 788022539.206.png 788022539.207.png 788022539.208.png 788022539.210.png 788022539.211.png 788022539.212.png 788022539.213.png 788022539.214.png 788022539.215.png 788022539.216.png 788022539.217.png 788022539.218.png 788022539.219.png 788022539.221.png 788022539.222.png 788022539.223.png 788022539.224.png 788022539.225.png 788022539.226.png 788022539.227.png 788022539.228.png 788022539.229.png 788022539.230.png 788022539.232.png 788022539.233.png 788022539.234.png 788022539.235.png 788022539.236.png 788022539.237.png 788022539.238.png 788022539.239.png 788022539.240.png 788022539.241.png 788022539.243.png 788022539.244.png 788022539.245.png 788022539.246.png 788022539.247.png 788022539.248.png 788022539.249.png 788022539.250.png 788022539.251.png 788022539.252.png 788022539.254.png 788022539.255.png 788022539.256.png 788022539.257.png 788022539.258.png 788022539.259.png 788022539.260.png 788022539.261.png 788022539.262.png 788022539.263.png 788022539.265.png 788022539.266.png 788022539.267.png 788022539.268.png 788022539.269.png 788022539.270.png 788022539.271.png 788022539.272.png 788022539.273.png 788022539.274.png 788022539.276.png 788022539.277.png 788022539.278.png 788022539.279.png 788022539.280.png 788022539.281.png 788022539.282.png 788022539.283.png 788022539.284.png 788022539.285.png 788022539.287.png 788022539.288.png 788022539.289.png 788022539.290.png 788022539.291.png 788022539.292.png 788022539.293.png 788022539.294.png 788022539.295.png 788022539.296.png 788022539.298.png 788022539.299.png 788022539.300.png 788022539.301.png 788022539.302.png 788022539.303.png 788022539.304.png 788022539.305.png
C517A: Rejestry licznika T2
Pojİcia
0F8h
P5
0F0h
B
0E8h
P4
0E0h
0D8h
0D0h
Acc
  s - modulacja szerokoĻci impulsu
PSW
  Î programowy/sprzħtowy wpis wartoĻci poczĢtkowej
licznika
0C8h
0C0h
0B8h
  Î sprzħtowe porwnanie wartoĻci chwilowej licznika z
zadanym stanem
0B0h
P3
0A8h
  Î programowy/sprzħtowy wpis (przechwycenie) wartoĻci
chwilowej licznika
0A0h
P2
088h
TCON
TMOD
TL0
TL1
TH0
TH1
s s
Pulse Width Modulation
Pulse Width Modulation
U(t)
U(t)
t
t
  modulacja szerokoĻci
impulsu
t
t
t
  wartoĻę Ļrednia napiħcia: = *
t /
  wartoĻę Ļrednia napiħcia: = *
t /
  generator sygnaþu
U(t)
U(t)
U(t)
t
po
uĻrednieniu
t
t
0
Changing the Amplitude s
s
Changing the Amplitude s
s
www.infineon.com
AP08022 Generating sinusoidal 3-Phase-Currents for Induction Maschines with a
time-optimezed algorithm for the Capture Compare Unit.
C504 / C508 Microcontrollers. Feb. 2004, Infineon Technologies AG
* s
  Bcorresponds tothe angle variable high byte
  sin Bcorresponds tothe value in the sine tableto bemultiplied with the
amplitudeA
  U corresponds tothe value movedto the compareregister
  To avoid the multiplication, following equation shows asolution:
sin X + sin X = 2*sin X
sin X + sin(X+180 ) = 0
* s = cos( arccosA ) * sin B =
= cos A' * sin B =
* s s
  The multiplication of Aand sinB is now transfered with an addition
theorem into the operations B-AÓ andB+AÓ and twosinetable accesses.
788022539.306.png 788022539.307.png 788022539.309.png 788022539.310.png 788022539.311.png 788022539.312.png 788022539.313.png 788022539.314.png 788022539.315.png 788022539.316.png 788022539.317.png 788022539.318.png 788022539.320.png 788022539.321.png 788022539.322.png 788022539.323.png 788022539.324.png 788022539.325.png 788022539.326.png 788022539.327.png 788022539.328.png 788022539.329.png 788022539.331.png 788022539.332.png 788022539.333.png 788022539.334.png 788022539.335.png 788022539.336.png 788022539.337.png 788022539.338.png 788022539.339.png 788022539.340.png 788022539.342.png 788022539.343.png 788022539.344.png 788022539.345.png 788022539.346.png 788022539.347.png 788022539.348.png 788022539.349.png 788022539.350.png 788022539.351.png 788022539.353.png 788022539.354.png 788022539.355.png 788022539.356.png 788022539.357.png 788022539.358.png 788022539.359.png 788022539.360.png 788022539.361.png 788022539.362.png 788022539.364.png 788022539.365.png 788022539.366.png 788022539.367.png 788022539.368.png 788022539.369.png 788022539.370.png 788022539.371.png 788022539.372.png 788022539.373.png 788022539.375.png 788022539.376.png 788022539.377.png 788022539.378.png 788022539.379.png 788022539.380.png 788022539.381.png 788022539.382.png 788022539.383.png 788022539.384.png 788022539.386.png 788022539.387.png 788022539.388.png 788022539.389.png 788022539.390.png 788022539.391.png 788022539.392.png 788022539.393.png 788022539.394.png 788022539.395.png 788022539.397.png 788022539.398.png 788022539.399.png 788022539.400.png 788022539.401.png 788022539.402.png 788022539.403.png 788022539.404.png 788022539.405.png 788022539.406.png 788022539.408.png 788022539.409.png 788022539.410.png 788022539.411.png 788022539.412.png 788022539.413.png 788022539.414.png 788022539.415.png 788022539.416.png 788022539.417.png 788022539.419.png 788022539.420.png 788022539.421.png 788022539.422.png 788022539.423.png 788022539.424.png 788022539.425.png 788022539.426.png 788022539.427.png 788022539.428.png 788022539.430.png 788022539.431.png 788022539.432.png
Three-Phase Sine Wave CurrentsforInduction
Motors (1/4)
Three-Phase Sine Wave CurrentsforInduction
Motors (2/4)
Programmable Period Val ue
Programmable
Compare Value
Programmable
Offset Value
(for Dead-Time)
Zero
Programmable
Dead-Time
High Side
G ating Signal
*CCxPin
*COUTxPin
Low Side
Gating Signal
* (x = 0, 1, 2)
Three-Phase Sine Wave CurrentsforInduction
Motors (3/4)
Three-Phase Sine Wave CurrentsforInduction
Motors (4/4)
The host PC sends the desired amplitudeA and frequencytothe MCU
16-Bit Compare Timer
Programmable Period Value
Channel 0 Compare Value
Channel 1 Compare Value
Channel 2 Compare Value
Zero
Phase A High Side
Phase A Low Side
CC0
COUT0
Phase B High Side
Phase B Low Side
Phase C High Side
Phase C Low Side
CC1
COUT1
The compare values cannot becomputedbythe microcontroller ina
reasonable time, therefore the values are periodically read out from a
sine table in memory which means, that the compare values are8-bit.
CC2
COUT2
C515C: Timer 2 -
16-bit Timer
  The timer consists of a drivenby a
s . It maybe used for avariety of purposes,
including measuring the pulse lengths of up totwo input signals (input
capture) or generating uptotwo output waveforms(output compare
andPWM). Pulse lengths and waveform periods canbe modulated
from afew microseconds toseveral milliseconds using the timer
prescaler and theCPU clock prescaler.
  ST7devices have s . They are
completelyindependent, anddo not share any resources. They are
synchronized after a MCU reset as long as the timer clock frequencies
are not modified.
  This description covers oneor s . In ST7 devices with
two timers, register names are prefixed with (Timer A) or
(Timer B).
788022539.433.png 788022539.434.png 788022539.435.png 788022539.436.png 788022539.437.png 788022539.438.png 788022539.439.png 788022539.441.png 788022539.442.png 788022539.443.png 788022539.444.png 788022539.445.png 788022539.446.png 788022539.447.png 788022539.448.png 788022539.449.png 788022539.450.png 788022539.452.png 788022539.453.png 788022539.454.png 788022539.455.png 788022539.456.png 788022539.457.png 788022539.458.png 788022539.459.png 788022539.460.png 788022539.461.png 788022539.463.png 788022539.464.png 788022539.465.png 788022539.466.png 788022539.467.png 788022539.468.png 788022539.469.png 788022539.470.png 788022539.471.png 788022539.472.png 788022539.474.png 788022539.475.png 788022539.476.png 788022539.477.png 788022539.478.png 788022539.479.png 788022539.480.png 788022539.481.png 788022539.482.png 788022539.483.png 788022539.485.png 788022539.486.png 788022539.487.png 788022539.488.png 788022539.489.png 788022539.490.png 788022539.491.png 788022539.492.png 788022539.493.png 788022539.494.png 788022539.496.png 788022539.497.png 788022539.498.png 788022539.499.png 788022539.500.png 788022539.501.png 788022539.502.png 788022539.503.png 788022539.504.png 788022539.505.png 788022539.507.png 788022539.508.png 788022539.509.png 788022539.510.png 788022539.511.png 788022539.512.png 788022539.513.png 788022539.514.png 788022539.515.png
 
16-bit Timer s
16-bit Timer Block Diagram
  Programmable prescaler: f CPU dividedby 2, 4or 8.
  Overflowstatus flag and maskable interrupt
  External clock input (must beat least 4 times slower than theCPU clock
speed) with the choice of active edge
  Output compare functions with:
Î2 dedicated16-bit registers
Î2 dedicated programmable signals
Î2 dedicatedstatus flags
Î1 dedicated maskable interrupt
  Input capture functions with:
Î2 dedicated16-bit registers
Î2 dedicated active edge selection signals
Î2 dedicatedstatus flags Î1 dedicated maskable interrupt
  Pulse Width Modulation mode(PWM)
  One Pulse mode
  alternate functions on I/O ports: ICAP1, ICAP2, OCMP1, OCMP2, EXTCLK
C51: Licznik T0, T1
- tryb 2
C517A: Tryb Reload
C/T#
ET0
EA
EAL
1
1
INTR
000Bh
P3.4
T0
1
1
TL0
8 bitw
TF0
0
0
0
0
przepeþnienie
f OSC
12
f WE
TF2
TL0 (addr=8Ah)
TH0
8 bitw
TR0
Mode0
P1.5
T2EX
TH0 (addr=8Ch)
P3.2
INT0#
GATE
Mode1
Rejestr CRC
TMOD (addr = 89h)
GATE
C/T#
M1=1
M0=0
GATE C/T# M1=1 M0=0
- wartoĻę poczĢtkowa licznika T2
IE / IEN0 (addr = 0A8h)
TCON (addr = 88h)
EA
EAL
ET1
ET0
TF1 TR1 TF0 TR0
C517A: Tryb Compare
C517A: Tryb 0 Compare
f WE
(002Bh)
TF2
(002Bh)
TF2
czyta j przerzutnik
Vcc
Komparator
CC4
Komparator
CC3
Komparator
CC2
Komparator
CC1
Komparator
CRC
f WE
R
D
CLK
S
Q
magistrala
P1.0/CC0
P1.1/CC1
P1.2/CC2
P1.3/CC3
P1.4/CC4
Rejestr CC4
Rejestr CC3
Rejestr CC2
Rejestr CC1
Rejestr CRC
Q
Komparator
CCn
GND
(006Bh)
(0063h)
(005Bh)
stan rwnoĻci
wybranego
rejestru CCn ze stanem licznika T2
czytaj pin
1
1
Rejestr CCn
(004Bh)
(0053h)
0
0
788022539.517.png 788022539.518.png 788022539.519.png 788022539.520.png 788022539.521.png 788022539.522.png 788022539.523.png 788022539.524.png 788022539.525.png 788022539.526.png 788022539.528.png 788022539.529.png 788022539.530.png 788022539.531.png 788022539.532.png 788022539.533.png 788022539.534.png 788022539.535.png 788022539.536.png 788022539.537.png 788022539.539.png 788022539.540.png 788022539.541.png 788022539.542.png 788022539.543.png 788022539.544.png 788022539.545.png 788022539.546.png 788022539.547.png 788022539.548.png 788022539.551.png 788022539.552.png 788022539.553.png 788022539.554.png 788022539.555.png 788022539.556.png 788022539.557.png 788022539.558.png 788022539.559.png 788022539.560.png 788022539.562.png 788022539.563.png 788022539.564.png 788022539.565.png 788022539.566.png 788022539.567.png 788022539.568.png 788022539.569.png 788022539.570.png 788022539.571.png 788022539.573.png 788022539.574.png 788022539.575.png 788022539.576.png 788022539.577.png 788022539.578.png 788022539.579.png 788022539.580.png 788022539.581.png 788022539.582.png 788022539.584.png 788022539.585.png 788022539.586.png 788022539.587.png 788022539.588.png 788022539.589.png 788022539.590.png 788022539.591.png 788022539.592.png 788022539.593.png 788022539.595.png 788022539.596.png 788022539.597.png 788022539.598.png 788022539.599.png 788022539.600.png 788022539.601.png 788022539.602.png 788022539.603.png 788022539.604.png 788022539.606.png 788022539.607.png 788022539.608.png 788022539.609.png 788022539.610.png 788022539.611.png 788022539.612.png 788022539.613.png 788022539.614.png 788022539.615.png 788022539.617.png 788022539.618.png 788022539.619.png 788022539.620.png 788022539.621.png 788022539.622.png 788022539.623.png 788022539.624.png 788022539.625.png 788022539.626.png 788022539.628.png 788022539.629.png 788022539.630.png 788022539.631.png 788022539.632.png 788022539.633.png 788022539.634.png 788022539.635.png 788022539.636.png 788022539.637.png 788022539.639.png 788022539.640.png 788022539.641.png 788022539.642.png 788022539.643.png 788022539.644.png 788022539.645.png 788022539.646.png 788022539.647.png 788022539.648.png 788022539.650.png 788022539.651.png 788022539.652.png 788022539.653.png 788022539.654.png 788022539.655.png 788022539.656.png 788022539.657.png 788022539.658.png 788022539.659.png 788022539.662.png 788022539.663.png 788022539.664.png 788022539.665.png 788022539.666.png 788022539.667.png 788022539.668.png 788022539.669.png 788022539.670.png 788022539.671.png 788022539.673.png 788022539.674.png 788022539.675.png 788022539.676.png 788022539.677.png 788022539.678.png 788022539.679.png 788022539.680.png 788022539.681.png 788022539.682.png 788022539.684.png 788022539.685.png 788022539.686.png 788022539.687.png 788022539.688.png 788022539.689.png 788022539.690.png 788022539.691.png 788022539.692.png 788022539.693.png 788022539.695.png 788022539.696.png 788022539.697.png 788022539.698.png 788022539.699.png 788022539.700.png 788022539.701.png 788022539.702.png 788022539.703.png 788022539.704.png 788022539.706.png 788022539.707.png 788022539.708.png 788022539.709.png 788022539.710.png 788022539.711.png 788022539.712.png 788022539.713.png 788022539.714.png 788022539.715.png
 
Zgłoś jeśli naruszono regulamin